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In recent years, the display devices focused on user experience such as 
curved, flexible and transparent features. Since conventional silicon-based 
thin film transistors (TFTs) have a limit in flexibility and transparency, it is 
necessary to develop new materials with these properties. Therefore, 
amorphous oxide semiconductors (AOSs) such as InGaZnOx (IGZO) and 
ZnSnOx (ZTO) have attracted attention as a new active-layer materials of the 
TFTs in display devices due to the need for channel materials that have 
flexibility and productivity. ZTO is especially taking the spotlight as it has 
none of expensive rare-earth elements as well as high mobility and superior 
productivity.  
ZTO has superior electrical properties, but there are still problems to be 
solved to apply them to the flexible devices. To fabricate a flexible device, it 
is necessary to introduce polymer substrates with thermal resistance, such as 
polyethylene naphthalate (PEN) or poly arylate (PAR), which resist heats up 
to 200 °C. Whereas conventional process for fabrication of ZTO TFTs need a 
thermal treatment over 350 °C, which is excessively high than the heat 
resistance temperature of the polymer substrate. Therefore, it is essential to 
develop a process which can achieve the transistor properties of oxide 
semiconductor even at low temperature under the limit of polymer substrate. 
Also, there is a lack of understanding of the phenomenon that occurs 
when a flexible display device using the ZTO exposed to external stress. 
Generally, the external stresses applied to the flexible display devices are the 
illumination from the back light unit and the mechanical stress. 
ii 
In this dissertation, the studies on the ZTO TFTs for the application to 
transparent and flexible devices were conducted. First, the experiments 
carried out to lower the maximum process temperature in order to make the 
ZTO devices applicable to the polymer substrates which have process 
temperature limit of 200 °C or less. Conventional ZTO should be annealed at 
350 °C or higher after the deposition using an RF sputtering system. This 
annealing process makes atomic bonds tight and enhances to react the oxygen 
vacancies with oxygen. Instead of post annealing process, the inter-bonding 
among atoms and relief of oxygen vacancy occurred through heating the 
substrate and adding oxygen in the process chamber. As a result, it was 
possible to fabricate devices that show excellent electrical characteristics with 
field effect electron mobilities of 5.8 – 27.1 cm2 V–1 s–1, Ion/Ioff of 108, and 
subthreshold swing of 0.15~1.7 V dec-1, which are similar to those of the 
devices fabricated by the conventional process, even though lowering the 
process temperature by more than 150 °C.  
As a result of measuring the thin film density by X-ray reflectometry, the 
films deposited at room temperature had the density of 5.5 g cm-3, 5.7 g cm-3 
and 5.9 g cm-3 after deposition, post-heat treatment at 200 °C and 350 °C, 
respectively. The more dense films were formed as the annealing temperature 
increased. In the case of the in-situ annealing deposition, the density of 5.9 
and 6.0 g cm-3 was observed at the 150 ° and 200 ° processes, respectively. It 
was confirmed that a dense thin film can be formed even at a low temperature 
through the in-situ annealing deposition. In addition, the surface roughness 
using an atomic force microscope was also improved with in-situ annealing. 
iii 
The ZTO thin film deposited at room-temperature after post-annealing at 
150 °C had a root mean square roughness of 1.81nm, whereas the thin films 
after in-situ annealing had the roughness of 0.33 ~ 0.43nm, which are 
improved more than four times better than that of the conventional post 
annealing method.  
Transmission electron microscopy analysis showed the effects of in-situ 
annealing process indisputably. In the samples deposited at room temperature, 
a complete amorphous phase was observed even with the post deposition 
annealing at 350 °C. These results inform that the ZTO clusters deposited on 
the heated substrate have a sufficient kinetic energy due to high temperature 
and be movable filling the physical vacancies and forming the crystalline 
phase which stabilize the electrical properties of ZTO TFTs . Therefore, it has 
been confirmed that the density increase and the improvement of the 
roughness occurs together. 
These results show that the ZTO clusters deposited on the heated 
substrate have sufficient kinetic energy due to thermal energy and move to fill 
the physical pores, and thus the density increases and the roughness decreases. 
The ultimate goal of lowering the process temperature was to fabricate 
the ZTO TFT devices on polymer substrate which have transparency and 
flexibility. ZTO-TFTs possessing transparency and flexibility were 
successfully fabricated on the 125 μm thick PEN substrates. They showed 
electrical properties with a mobility of 9.7 cm2 V–1 s–1, Ion/Ioff of 108, and 
subthreshold swing of 0.28 V dec-1. The devices on the polymer substrates 
performed good enough to be applied to commercial electronic devices. 
iv 
Secondly, the effects of external stress on the properties of flexible ZTO 
TFTs were studied. As mentioned above, ZTO TFTs are widely used in 
display devices based on the advantages such as transparency and flexibility. 
When applied to a flexible display device, the ZTO TFTs are exposed to the 
illumination stress from the back light unit and the mechanical stress caused 
by the bending. Therefore, it is very important to analyze the reliability of the 
devices under such stress conditions. The device was fixed in convex and 
concave jigs with a radius of curvature of 20 mm, and performed reliability 
analysis by irradiating the light of 450 and 500 nm wavelength under the 
condition of mechanical stress. As a result, when light was illuminated on the 
convex jig, the threshold voltage of the TFT moved more toward lower 
voltage with the tensile stress. Tensile stress tended to deteriorate the 
reliability of the ZTO TFT devices. On the contrary, when the compressive 
stress was applied to the devices by fixing on the concave jig, the threshold 
voltage shift was lowered in the stress state. 
To analyze this phenomenon, the way for applying different stress states 
to the equally deposited ZTO thin films on a transparent PEN substrate was 
studied, and a method of independently differentiating stress without changing 
the chemical composition was suggested. The optical band gap measurement 
using UV-vis spectrometer and elemental analysis using ultra-violet 
photoelectron spectrometer were performed to analyze the valence band 
maximum (VBM) and work function. As a result, when the compressive stress 
was applied up to 0.6 %, the bandgap and VBM increased. It is found that the 
energy differences between conduction band minimum and fermi level (EF) 
v 
decrease with increasing compression. And the reliability of the devices have 
correlation with the applied mechanical stress which means that it can be 
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Chapter 1. Introduction 
 
1.1 Overview 
Conventionally, silicon based TFTs has been used in the drive circuits 
and switching device of the general electronics. In early days, hydrogen 
passivated amorphous silicon (a-Si:H) was used for the channel material in 
TFTs. However, silicon has a mobility of 1  or less, which makes 
it difficult to use it on the electronics with advanced speed or displays with 
high resolution. Since then, this technical barriers were overcome using low-
temperature polycrystalline silicon (LTPS) by crystallizing the amorphous 
silicon layer which exhibit higher carrier mobility (~100 ). 
However, since the electronics become faster and the screens get bigger with 
the resolution over high-definition (HD), the grain boundary of the 
polycrystalline becomes obstacle to the uniformity. Therefore, nanocrystalline 
silicon with reduced grain size has been used since then, but the uniformity 
and the carrier mobility are in a trade-off relationship, so there is a clear limit 
without replacing the material itself. 
Moreover, the newest electronics make appeal to customers based on 
user experiences such as flexibility, curvature, and transparency in the recent 
trends in electronics. In this situation, amorphous oxide semiconductors 
(AOSs) such as zinc tin oxide (ZTO), indium gallium zinc oxide (IGZO), etc., 
are being studied exhaustively owing to the advantages of transparency, high 
electron mobility, and productivity. Unlike silicon whose conduction band is 
composed of oxygen 2p orbitals which have directions, the band of oxide 
 
semiconductor is made of metal ns orbitals which have spherical shapes 
without orientations. Therefore, even when amorphized for uniformity, the 
conduction path is maintained without breaking and exhibit high carrier 
mobility. Furthermore, other electrical properties such as the threshold voltage, 
subthreshold swing and on/off current ratio are superior to Si-based TFTs. The 
comparison of oxide semiconductor with other materials for channel layer of 
TFTs was summarized in Table 1.1.1[1-6] and Fig.1.1.1 AOS has merits on 
the low cost fabrication not only that a higher carrier mobility than Si-based 
devices. And it also has easier fabrication process and uniformity compared to 
those based on Si. As a result, AOS are considered much more favorable for 
high-end display devices than other competitor materials. Among the AOSs, 
ZTO does not contain rare elements, so it is cheaper than other materials such 
as IGZO and IZO, but still retains excellent electrical characteristics. 
In order to adopt these oxide semiconductors as channel layers of 
flexible devices, it is necessary to fabricate them on polymer substrates. In 
general, an oxide semiconductor requires post annealing process to stabilize 
the interatomic bond after deposition, which may damage the polymer 
substrate. Although it has been reported that TFT devices are activated 
without annealing, there is a need to limit the entire process temperature 
because there are some processes that exceed the maximum process 
temperature limit such as dielectric fabrication process and encapsulation 
process. Moreover, there is insufficient research about how to improve the 
film quality by heating the chamber during deposition to a relatively low 
temperature compared to the conventional post annealing process. 
 
And there is another problem that arises when AOSs are adopted in 
flexible devices. As shown in Fig.1.1.2, when the passivation layer which 
blocks moisture and gas is added with appropriate thickness, the neutral plane 
which is not mechanically stressed even it is bent in any condition. However, 
it is impossible to remove the stress applied to all devices by this method 
because devices are stacked in many layers in the latest advanced devices. For 
the next generation electronics, it is very essential to study what kind of 
material and electrical change the thin film has undergone and its mechanism 
with the stress state applied to the devices. Up to now, Munzenrieder and Shin 
[7-9] reported the effects of mechanical stress on the AOSs. However there 
was no analysis on the effects of bending from the point of view focused on 
the energy band of materials and photo reliability. 
In this dissertation, the study was exerted about the TFTs based on zinc 
tin oxide and fabricated the device by strictly limiting the whole process 
temperature to 150 °C and 200 °C which means that the ZTO can be sputtered 
on the polymer substrates. And the fabricated devices exhibited considerable 
characteristics at a low process temperature. The entire process temperature 
was strictly limited such that the given temperatures were not exceeded even 
during dielectric fabrication and encapsulation. And the analysis about the 
effect of heating during deposition (in-situ annealing) of ZTO TFTs was 
conducted to confirm that in-situ annealing improves the deposited thin film 
quality. It is confirmed that the process occurring at 150 and 200 °C is 
effectively equivalent to the conventional post-deposition annealing at 300 °C 
or more.  
 
In addition, the improvement in the reliability of ZTO-TFTs was 
successful with in-situ annealing process. The reliability test with negative 
biased illumination stress (NBIS) condition proved this, and the devices 
fabricated at 150 °C exhibited reliability like the devices annealed at 250 °C 
or higher after deposition. 
And the study was also made on the changes occurring in the case where 
the oxide semiconductor is mechanically strained. 3 jigs were fabricated with 
convex, concave and flat surface, and the flexible ZTO films were fixed on it 
to put the mechanical stress. Then, the deterioration and enhancement of the 
photo-induced reliability with NBIS condition was analyzed as the change of 
mechanical states. The effect on the energy band was analyzed with 
compressed ZTO layers on PEN substrate. VBM levels of ZTO layers were 
measured by UV photoelectron spectroscopy (UPS), and the optical bandgaps 
were extracted from the transmittance data by UV-Vis spectroscopy. 
And a study was conducted on the changes that occur when repetitive 
stresses are applied on the ZTO TFTs and ZTO itself. The change in electrical 
properties and chemical composition were analyzed by semiconductor 
analyzer and X-ray photoelectron spectroscopy (XPS) to identify what 
occurred on a flat surface after repeated folding and unfolding rather than 








Table 1.1.1 Comparison of oxide, Si and organic TFTs. [10, 11] 
 




(cm2/V.s) ~ 100 < 1 50 ~ 100 0.1 ~ 10 
VTH - 0.5 V < 3 V < 1×10-2 V < 1 V 
S.S (V/decade) 0.1 ~ 0.6 0.4 ~ 0.5 0.2 ~ 0.3 0.1~5 
Leakage current 
(A)     
Process Temp. [oC] RT ~ 400 ~ 250 ~ 500 RT~200 
Manufacturing cost Low Low High Low 
Long term TFT 
reliability High Low High Low in air 
TFT uniformity Good Good Poor Fair 
Yield High High Medium High 





















Table 1.1.1 Summary of physical properties of various metal oxide. [11, 13-15] 
 
Property In2O3 ZnO SnO2 β-Ga2O3 
Mineral name - Zincite Cassiterite - 
Abundance of the metal in 
the earth’s crust (ppm) 0.1 132 40 16.9 
Crystal structure Cubic, bixbyite Hexagonal, wurtzite 
Tetragonal, 
rutile monoclinic 
Lattice constants [nm] a = 1.012 a = 0.325 b = 0.521 
a = 0.474 




Density [g cm-3] 7.12 5.67 6.99 5.95 
Thermal expansion 
coefficient (300K) [10-6K-1] 6.7 
║ c: 2.92 
┴ c: 4.75 
║ c: 3.7 
┴ c: 4.0  
Melting point [oC] 2190 2240 >1900 1725 
Static dielectric constant ~9 ║ c: 8.75 ┴ c: 7.8 
║ c: 9.6 
┴ c: 13.5 9.9~13.9 
Refractive index at 500 nm 
wavelength 
 2.008  ║ [010]:1.95 ┴ (100):1.92 
Bandgap [eV] 3.75 3.4 3.6 4.85 
Electron Hall mobility 200 cm2 V-1 s-1 200 cm2 V-1 s-1  < 1 













Figure 1.1.2 Mechanical stress applied to the inside of the substrate and TFT 




Chapter 2. Literature Review 
 
2.1 Oxide semiconductor thin-film transistors 
2.1.1 Device structure 
Unlike general silicon-based semiconductors, oxide semiconductors have 
high degree of freedom in choosing the substrate, electrodes, insulator, and 
channel layers because they are all deposited by deposition methods such as 
sputtering, chemical vapor deposition (CVD), and atomic layer deposition 
(ALD).[16] Fig.2.1.1 shows the typical structure of TFTs.[16, 17] Staggered 
structure means that source and drain are on opposite side of semiconductor 
while coplanar structure has them on the same side of TFTs. And these 
structures can have two types of gate electrode, top and bottom. The staggered 
bottom gate structure is used in devices with poly-Si and a-Si:H in liquid 
crystal displays (LCDs). The gate electrode in this structure roles as a screen 
which prevent the degradation effects of the channel layers by the 
illumination stress from back light unit (BLU). The coplanar structure is 
unusual cases for the a-Si:H TFT. These structures are chosen according to the 
characteristics required by the device such as producibility, electrical 
properties and process integration.[18, 19] In this study, the bottom gate 
structure was used, which makes it easier to control the channel layer 
properties by adjusting the reaction with the environment during annealing or 
additional treatment. And additional treatments can be easily added for 
various purposes during and after deposition process. For example, a plasma 
treatment is added to improve electrical characteristics after deposition. And 
 
the insulating layer can be also added on the top of the devices to improve 
accuracy of etching depth in the channel layers without damaging the gate 
dielectric surfaces.[20] And insulating layer on the top of the devices can act 
as a passivation layer which protect the active layers from moisture, oxygen, 
and other reactive factors. They are known as electron sources, and causing 



















2.1.2 Operation of thin-film transistors 
Operation mechanism of thin film transistor (TFT) is same as the metal 
oxide semiconductor field effect transistor (MOSFET) in typical electronics 
such as microprocessors.  However, there are some differences between TFTs 
and MOSFETs. Fig.2.1.2 shows comparison between the typical structures of 
TFTs and MOSFETs.[17] In MOSFETs, the silicon wafers are substrates and 
the channel and electrodes are defined by doping elements like phosphor and 
nitrogen. And the insulating layers are made by oxidation of silicon substrates. 
In TFTs, various substrates can be used because every layers are fabricated by 
deposition. Therefore, TFTs have many options to choose electrode, channel 
and insulator materials. Also, there are difference in the maximum process 
temperatures between these two devices. Oxidation of Si substrates is 
essential in forming the insulator layer of MOSFET devices, and it usually 
occurs over 1000 °C. While TFTs processing temperatures are limited by the 
thermal resistances of each components of devices, and they typically does 
not exceed 600 °C.[20] In addition, on/off operation in MOSFETs is based on 
the depletion mode which is relevant of p-n junctions between the 
source/drain and channel layer. The gate bias applied makes an inversion 
region in the channel, then the conduction layers are formed in the interface of 
channel layer to make electrons movable. However in TFTs, there are no p-n 
junctions between the components, and they operate in accumulation mode 
especially in AOS TFTs. This is related with another important difference in 


















2.1.3 Electrical properties of thin film transistors 
The electrical properties of TFTs are same with MOSFETs, the well-
known characteristics such as drain current on/off ratio, channel mobility (μ), 
threshold voltage (Vth) and subthreshold swing (S.S). Analysis of electrical 
properties of devices are extracted from the transfer curve of TFTs according 
to the equations in the following paragraphs. 
 
2.1.3.1. Channel mobility (μ)  
Channel mobility is a factor which represent the availability of carrier 
transport in a channel layer. The degree of mobility is affected by several 
mechanisms, such as lattice vibrations, ionized impurities, grain boundaries 
and other structural defects.[23] Because of the movement of carriers is 
constrained to a narrow channel region close to the interface, additional 
sources of scattering should be considered, such as Coulomb scattering from 
dielectric charges and surface roughness scattering. The MOSFET equations 
for thin film transistor are shown following. 
In linear region which means drain voltage are lower than gate voltage minus 
threshold voltage,  
 
 
And conductance  is as follows, 
 




Field effect mobility (μFE) can be extracted from this equation, 
 
 
And in saturation region which means the drain voltage exceeds gate voltage 





When m is slope of  plot, L is the channel length, W is the 
width, and Cox is the gate capacitance of oxide per unit area. 
 
2.1.3.2. Threshold voltage (Vth)  
Turn-on voltage and threshold voltage (Vth) has different physical 
meaning and which can be defined using several methodologies.[24] In this 
study, Von/Vth were defined as the gate voltage which induces a drain current 
of L/W x 10 nA at VDS = 10.1 V.[25] The extraction of Von/VTH in this way is 
frequently used because the analog driver in the actual unit pixel of AMOLED 
panel is loaded between 1A and 1nA. Here, the roughly 1 μA and 1 nA are 
needed to embody the full-on and black gray scale for AMOLED devices, 
respectively. Although this type of Vth definition does not have a unique 
physical meaning, the gate voltage to induce a drain current of 10 nA can be a 




2.1.3.3. Gate controllability 
Gate controllability is represented by drain current on/off ratio (  
and subthreshold swing (S.S).  is a parameter for switching device 
and defined by the ratio of the on current to off current. For example, 
Fig.2.1.3 shows the transfer and output characteristics of ZTO TFTs. In this 
ZTO TFT device, the on/off ratio is about 107. S.S indicates how fast the gate 
can turn on and off the channel. The value of S.S is estimated using a log plot 
in the section when the TFT turns on from off states with steep slope near 0 V 
of gate voltage in the transfer curve of Fig.2.1.3. S.S is the inverse of the 
maximum slope in this area. S.S can be an useful parameter of how 





















2.2 Electrical instability of the oxide TFTs 
2.2.1 Overview 
Oxide TFTs are used in driver circuit of unit pixels for flat panel displays 
and have potential to be adopted in a flexible display based on their superior 
electrical properties as compared with Si-based devices such as a-Si:H and 
poly-Si, including a high mobility, excellent uniformity, and good 
transparency to visible light.[26] The device reliability against a gate bias and 
illumination stress remains a critical issues remaining to be resolved before 
their implementation in commercial electronic products.[26, 27] Fig.2.2.1 
shows schematic cross section of the oxide TFT and illumination path by the 
backlight.[28] To simulate this environment, negative biased stress (NBS), 
positive biased stress (PBS), negative biased illumination stress (NBIS), 
positive biased illumination stress (PBIS) tests are generally conducted. 
Fig.2.2.2 shows evolution of the transfer curves as a function of the bias stress 
time. The Vth has a parallel shift to the positive or negative direction by gate 
bias stress without change in mobility and subthreshold slope value.[29] The 
TFTs in the displays inevitably suffers light stress from the back light unit and 
external visible light. And every TFTs are always under negative gate bias 
stresses except they receive a signal as an active row. In this regard, NBIS 
condition is the most similar situation with an environment in real display 
devices. Therefore, intensive efforts have been made to understand the origin 
of this NBIS instability. NBIS condition induced instability is still one of the 
crucial obstacles in the practical application. There are some reports about the 
reason of photo-biased instability. The first one is related to the charge 
 
trapping. The trapping of electron, hole and other charged chemical species 
such as oxygen vacancy accumulated in the channel/insulator interface[30] 
screens or enhances the electrical field applied to the channel by the gate bias. 
Then, there are unwanted on/off operation of channel. The second one is 
induced by the carrier generation. When the carriers are created due to some 
reason such as increased hydrogen interstitial sites, the number of carriers 
existing in the channel is increased or decreased, the threshold voltage may be 
changed. Here are more specific description below. 
 
2.2.2 Charge trapping model 
Two degradation models are related with charge trapping model, which 
can be considered as plausible origins. First one is the photo-induced hole 
trapping,[31-34] and the second is photo-transition from VO to VO2+ [35] and 
As shown in Fig.2.2.3, the hole trapping model assumes that photo-generated 
hole carriers drift toward the gate insulator by the negative electric field and 
are trapped at the gate dielectric/channel interfacial trap sites or gate dielectric 
bulk film.[32] 
Another mechanism is describing that a VO defect center acts as the 
source of hole carriers via VO mediated e-h pair generation during NBIS.[36] 
In this model assumes that photo irradiation causes the transition of neutral 
oxygen vacancies [VO] to the +2 charge states [VO2+]. The [VO] forms a deep 
state and the [VO2+] state donates two electrons into the conduction band as 
shown in Fig.2.2.4. Therefore, under illumination condition, the photo-
transition from [VO] to [VO2+] can cause an increase free electron carrier 
 
density, leading to increase of conductivity of channel layer and a negative Vth 
shift.  
 
2.2.3 Carrier generation models 
The degradation of photo-reliability can also be considered as a result of 
photo-desorption in the surface for the negative Vth shift under NBIS duration 
as shown in Fig.2.2.5.[37-39] Because the change in surface coverage with 
oxygen groups on the back channel surface can affect the number of electron 
in channel layer during NBIS. By oxygen adsorption from ambient electron 
depletion layer are formed on the back channel surface in air ambient. Light-
illumination can causes desorption of oxygen species on the back channel 
surface. This photo desorption of adsorbed oxygen releases delocalized 
electrons into the channel layer. As the result, the free electron density will be 
increased compared to that of the dark state, leading to increase of 
conductivity of channel layer and a negative Vth shift. 
In order to verify these models, the effect of ZrO2 incorporation in the 
ZTO film and field effect transistors was investigated and the photo-bias 
stability of ZTO FETs by performing an ozone treatment was investigated. As 
similar approaches with ozone treatment, high pressure O2 annealing and 
oxygen plasma treatments were demonstrated.[36, 40] However, the present 
study showed that a simple oxygen vacancy reduction model cannot explain 
all the experimental observations, and suggested that the surface chemistry of 
ZTO films related to the chemical adsorption on the back surface of the 
channel plays a crucial role. And the possible reasons for such highly stable 
behavior are also discussed in detail. 
 
Recently, the reliability degradation model of oxide semiconductors 
often excludes the intervention of oxygen vacancy. Oxygen vacancy can exist 
only when there is a precise crystalline structure, and oxide semiconductors 
are generally used in an amorphous state. So there are some opinions that it is 
impossible to define an accurate vacancy state in amorphous structure of 
oxide semiconductor. Therefore, in recent models, photo-induced instability 
has been explained using interstitial or deficient sites, which may be more 
commonly observed in amorphous than oxygen vacancies. 
Robertson, et al.[41] reported a model of the NBIS instability in IGZO 
based on the photo-excitation of electrons from oxygen interstitials. They 
created four random network models of IGZO with about 84 atoms by 
molecular dynamics by quenching a crystalline IGZO supercell from 3000K. 
This sequence was carried out using a full ab-initio density functional theory 
(DFT) calculation. Fig.2.2.7 shows the calculated formation energy of oxygen 
interstitial (IO) as a function of EF for amorphous IGZO, crystalline IGZO, and 
crystalline ZnO in the O-rich limit (O chemical potential  of the O2 
molecule). It is shown that neutral IO in a-IGZO has a lowest formation of IO 
among three materials in that Figure In a-IGZO, neutral IO has an low 
formation energy of 0.6 eV in its most stable position, and it becomes a 
negative value when EF are approaching to EC. Therefore, a-IGZO can easily 
forms compensating O interstitial with high EF. Fig.2.2.6 shows a simplified 
bonding diagram of the O interstitial. A neutral oxygen atom has six electrons 
in its valence band which have eight empty sites. In other words, it has two 
holes in its 2p orbitals. O interstitial is reactive, and can form an O–O bond 
 
with a network O2- site. If it is combined with two hydrogens, their electrons 
fall down from the donor levels to fill the hole states, as shown in Fig.2.2.6 (b). 
The O becomes O2- and no longer forms the O–O bond. Fig.2.2.6 (c) shows 
the effect of illumination to the O + 2H network. Two electrons are excited to 
the conduction band from OI2-. These conduction electrons give additional 
photoconductivity. Through a series of processes aforementioned, additional 
electrons are generated, which move the transfer curve by increasing the 
conduction of the channel. 
And Y. Kang, et al.[42] reported the effects of interstitial hydrogen atoms 
in the oxide semiconductors. The bistability of the interstitial hydrogen in 
AOSs affects the reliability of oxide semiconductors. The simplified diagram 
of this model is shown in Fig.2.2.8. The details are as follows. Hi− and H-DX− 
are deep impurity levels, as shown in Fig.2.2.9, whereas all the Hi+ and HO+ 
are shallow, which generates conduction electrons. Moreover, because a-
InZnSnOx (IZTO) is an amorphous phase the deep levels of Hi− and H-DX− 
are located broadly above the VBM. H-DX− is active compared to Hi− on the 
visible light (low energy) illumination or the thermal excitation. And then, the 
following series of reactions occur and additional photo-electrons are 
generated. H-DX- is same with  
 
The electrons generated by hydrogen interstitial sites provide additional 





































Figure 2.2.2 Evolution of the transfer characteristics of ZnO TFTs under 











































Figure 2.2.4 Schematic band diagram, which is based on transition of neutral 
























               
 


















Figure 2.2.6 Schematic diagram of the effect of the oxygen interstitial site to 
















Figure 2.2.7 DFT-calculated defect formation energy for the O interstitial in a-
















Figure 2.2.8 Atomic structures of (a) Hi+, (b) Hi-, (c) HO+, and (d) H-DX- in a 















Figure 2.2.9 Schematic diagram of the energy distributions of various H states 
  
 
Chapter 3. Experiments and Analyses 
 
3.1 Sputter deposition of oxide films 
RF magnetron sputtering systems (CS5000, SNTek) was used for the 
deposition of oxide semiconductor and ITO electrode layers. Fig.3.1.1 (a) and 
(b) are the sputtering system with cluster-type system and 4 sputter guns. The 
cathode which attracts the Ar ions to oxide targets were modified to enhance 
the magnetic field at the target surface.[45] The magnets behind the gun 
cathode was designed to maximize the magnetic field on the target surface 
and sputtering effects. 
 
3.2 Deposition of ZTO and ITO films 
In the experiments for chapter 4 and 5, 18-nm-thick ZTO and 70-nm-
thick ITO film were deposited on p-type Si wafers and poly ethylene 
naphthalate (PEN) substrates. During deposition, a 3-inch diameter ZnO:SnO2 
(1:1 at%, iTasco) ceramic target and In2O3:SnO2 (9:1 wt%, iTasco) target with 
99.99% purity were utilized as the ZTO and ITO sources. The input power of 
ZTO and ITO target were fixed at RF 100 W and DC 55W respectively, while 
the deposition temperature of ZTO target was varied from RT to 200 . The 
distance between the substrate and the target was about ~15 cm. The chamber 
base pressure was below 1.0×10-7 Torr. The sputtering was carried out at the 
chamber pressure of 5 mTorr and the oxygen to O2/(Ar+ O2) gas ratio was 
varied from 0 to 0.2. The specification of detailed deposition condition for 
 
ZTO films was summarized in Table 3.1.1. The ITO layer was used only as an 














Figure 3.1.1 (a) Overview of RF magnetron sputtering system and (b) 
enhanced magnetic field structure of cathode (right) compared to the general 








Table 3.1.1 Process conditions of ZTO films. 
 
 ZTO 
Target ZnO:SnO2 (1:1 at %) 
Sputtering Power (W) 100 
Initial Pressure (Torr) 1.0 × 10-7 
Sputtering Pressure (Torr) 5.0 × 10-3 
Target-Substrate Distance (cm) ~ 15 
Substrate Rotation Rate (rpm) 8 
Substrate Temperature Room Temperature 
Sputtering Gas Flow (sccm) Ar = 12~9.6 




3.3 Thin film transistor fabrication 
ZTO TFTs were fabricated by sputtering method with the system 
aforementioned. Channel layer consisting of 18-nm-thick ZTO layer was 
deposited by reactive RF magnetron sputtering on highly doped p-type silicon 
wafers which act as a gate electrode with a 100-nm SiO2 gate dielectric layer. 
Then, a 70-nm-thick source/drain electrode composed of indium tin oxide 
(ITO) (In2O3 : SnO2 = 90 : 10 wt %) was formed by the DC sputtering process 
at room temperature and Ar only atmosphere. The chamber pressure of 5 
mTorr and the DC power was fixed 100 W. The channel and source/drain 
electrodes were patterned using a shadow mask with a channel length of 300 
μm and a width of 1000 μm. After the deposition, the samples were annealed 
in an electrical furnace at a temperature of 150~350 oC for 2 hrs in air ambient, 
and for post-deposition annealed (PDA) samples, they are annealed at the 
temperature of 150~200 oC for 2 hrs in same atmosphere for in-situ annealed 
sample in chapter 4. Thin film transistor Fabrication process flow is 
summarized in Fig.3.3.1. The schematic diagram of the top-view images of 
this structure were shown in Fig.3.3.2. And the polymer passivation layer with 













Figure 3.3.1 Thin film transistor fabrication process. Pupple layer on Si 















Figure 3.3.2 The schematic diagram of top-view image of TFTs. Yellow 
squares are align keys, rectangular shape of blue and green color indicates 





3.4 Analysis Methods 
The thickness of the oxide thin films was measured using a spectroscopic 
ellipsometry (ESM-300, J.A.Woollam). The surface roughness and the surface 
morphology of the films were investigated by atomic force microscopy (AFM) 
(JSPM-5200, JEOL) in scan area of 2.0 μm 2.0 μm. The roughness was 
extracted from X-ray reflectivity (XRR) measurement data. Standard -2 
and glancing angle incidence X-ray diffraction (XRD, X’Pert-PRO, 
PANalytical) measurements were performed using Cu K radiation to evaluate 
the crystallinity of annealed oxide films High-resolution XRR measurements 
were performed to determine the roughness, density, and thickness of the ZTO 
thin films. The XRR data so obtained were fitted using the PANalytical X'Pert 
Reflectivity software. The microstructures of the thin films were analyzed 
using a transmission electron microscope (TEM) (F20, Tecnai and 2100F, 
JEOL). Magnification was up to 1 million times. 
The electrical and reliability characteristics were measured using 
semiconductor analyzer (4155A, HP) at room temperature in air ambient. The 
Vth was determined by adjusting the gate voltage, which induces a drain 
current of L/W x 10 nA at VDS = 10 V. [25] To characterize the effects of 
NBIS condition on the transfer curves of the ZTO-based FETs, the devices 
were stressed under the following conditions: a constant gate voltage (Vth-20 
V) stress was applied as an electrical stress, while the applied drain voltage 
was 10 V at room temperature which represents the operation voltage in a 
display devices, and the maximum stress duration was 3,600 s. A white 
halogen lamp was employed as a light source and the photon wavelength was 
 
approximately 450, 500 nm, which was selected by band-pass filters. The 
photo-intensity was 0.1 mW/cm2 calibrated by photometry. The schematics of 













           
 
Figure 3.5.1. Schematic diagram of the illumination system for NBIS test. 
  
 
Chapter 4. Low-temperature fabrication of 
amorphous zinc-tin-oxide thin film transistors 
with in-situ annealing process 
 
4.1 Introduction 
In the current display market, simply improving the speed or degree of 
integration no longer appeals to consumers as technology has reached that 
level where the public cannot notice the difference between the improved and 
older versions. Therefore, recent products are focused on user experiences 
such as curved, flexible, and transparent features by abandoning performance-
oriented trends. As new channel materials for thin film transistors (TFT) used 
in high-performance displays, amorphous oxide semiconductors (AOSs) such 
as InGaZnOx (IGZO) [27, 46-48] and ZnSnOx (ZTO) [49-51] have attracted 
attention. They have outstanding properties such as high electron mobility 
(>10 cm2 V–1 s–1) as well as transparency and uniformity. Zinc tin oxide (ZTO) 
is especially attracting attention as it does not contain expensive rare-earth 
elements yet still has high mobility and low production cost. Therefore, the 
display industry has named it as the prime candidate for channel material in 
large-sized and flexible display devices. However, considering that substrates 
for future flexible displays should be polymer materials such as polyethylene 
naphthalate (PEN) or polyimide (PI), the current process for AOS has a 
critical drawback that it requires high temperature post-deposition annealing 
(PDA), over 350 °C, to activate transistor properties. Considering the 
maximum temperatures for the processing of PI and PEN are 260 °C and 
 
220 °C, respectively, the temperature for overall AOS process should be lower 
than 200 °C to prevent the deformation of polymer substrates. In this regard, it 
is necessary to develop a low-temperature process that yields performance 
comparable to that of AOS-TFTs. Basic properties of commonly used polymer 
substrates are shown in Table 4.1.1. 
Recently, a process for fabricating AOS-TFTs on polymer substrates at 
low temperatures has been studied. First, oxide films were deposited by 
conventional sputtering or spin-coating methods, followed by microwave 
irradiation [52, 53] or curing by UV annealing [54, 55]. Post-treatments such 
as microwave or UV annealing are widely used for spin-coated oxide channel 
layers. However, the sputtering process is still mainstream due to its 
exceptional productivity, uniformity, and cost of the sputtering process in the 
display industry. There are other studies that fabricate the oxide TFTs on 
polymer substrates at room temperature, but these TFTs have been exposed to 
at least 150 °C of heat treatment during additional processes such as 
passivation[56-58].  
In this study, we focused on the effect of deposition temperature for ZTO 
channel layers during RF magnetron sputtering. Some researches indicate that 
the exposure to heat during sputtering improves the bonding in thin films 
more effectively [59-61]. However, except for transistor characteristics, there 
are no analyses focused on material. Thus, we conducted material analysis 
that can show us the effect of heating during deposition in the sputter chamber 
(hereafter called in-situ annealing). We heated the substrate up to 200 °C for 
similar annealing effect during the sputtering process forming channel layer. 
 
Such in-situ annealing process is also advantageous in terms of the process 
time. To check its feasibility, we further fabricated TFTs on a PEN substrate 








Table 4.1.1 Basic properties of commonly used flexible transparent substrates 
[62] 
 
Property PI PEN PET PDMS 











250 ~ 320 180~220 115~170 200~260 




500 380 300 200 
Chemical 
resistance     
Surface 
roughness Good Moderate Moderate Poor 
Manufacturing 






ZTO TFT was fabricated by using radio-frequency (13.56 MHz) 
magnetron sputtering system. The process pressure was 5 mTorr and the 
atmosphere was composed of Ar and O2 gas (Ar:O2 flow rate = 10:0 – 8:2). 
The TFT has a staggered bottom gate structure, p+-Si serves as a gate (G), 100 
nm-thick SiO2 formed through thermal oxidation is the gate dielectric, 
amorphous ZTO layer forms the channel, and amorphous indium tin oxide 
(ITO) layer acts as source (S)/drain (D) electrode. The thickness of the ZTO 
channel layer is 15 nm; target used for this channel was zinc tin oxide 
(ZnO:SnO2 = 1:1, iTasco) and was sputtered with 100 W of RF power source. 
The source and drain were sputtered using ITO (10 wt %-In2O3 doped SnO2, 
iTasco) under 55 W of DC power source and had thicknesses of 70 nm. All 
patterns for channel, S, and D were defined by shadow masks with channel 
length and width of 300 and 1000 μm, respectively. For control group with 
traditional annealing process, all the samples were deposited at room 
temperature and were annealed in air atmosphere at 150 – 350 °C under 
atmospheric pressure for 2 h. For experimental group, annealing process was 
replaced by heating the stage during deposition to 150 or 200 °C, and some of 
the samples experienced additional low-temperature PDA for 2 h in air 
atmosphere. To demonstrate the feasibility of in-situ annealed ZTO process, 
we also fabricated TFTs on 125 μm-thick PEN substrates. The gate electrode 
was made of 70 nm ITO thin film. The gate insulator was made of 180 nm 
Si3N4 thin film, which was deposited by PECVD at 85 °C. The same above 
mentioned procedure was used for the formation of S/D electrodes. For 
 
negative bias illumination stress (NBIS) analysis, all TFTs were passivated 
with spin-coated poly (methyl methacrylate) (950PMMA A resists, 
MicroChem) to prevent the unwanted effect of adsorbed oxygen from air, 
which can act as a source of charge. 
The transfer curves were measured using a semiconductor parameter 
analyzer (4155 A, HP). The drain voltage (VD) was 10 V and gate voltage (VG) 
was swept from -20 V to + 20 V. From these curves, the parameters like Ion/Ioff 
ratio, field-effect mobility (μFE), and subthreshold swing (SS) were extracted. 
10 mW m–2 light power at the wavelength of 550 and 500 nm was used for 
NBIS analysis. Electrical stress was applied with VG = Vth (threshold voltage) 
– 20 V while VD was set to 10 V, which is similar to the actual operation 
environment in commercial devices. The density of the thin film was 
measured by X-ray reflectivity analysis (X'pert pro MPD, PANalytical). The 
microstructures of the thin films were analyzed by using TEM (2100F, Tecnai), 
and the samples deposited at aforementioned process conditions were 
measured at the magnification of 150,000X and 1,000,000X. 
 
4.3 Results & Discussion 
4.3.1 Effects of post annealing temperature in traditional 
thermal annealing process 
In general, the oxide semiconductors need PDA in oxygen atmosphere. 
In this step, different transistor characteristics are exhibited depending on the 
annealing conditions such as temperature. As shown in Fig.4.3.1 and 
summarized in Table 4.3.1, the standard TFT shows Ion/Ioff ratio of 108, μFE of 
 
25.6 cm2 V–1 s–1, and S.S of 0.21 V dec.–1. Here, the deposition was performed 
at room temperature with Ar only (10 sccm) and PDA was at 350 °C with 
Ar:O2 = 8:2. However, as the PDA temperature drops down to 150 °C, the 
Ion/Ioff ratio decreases below 105, the μFE was undetectable and the S.S 
deteriorates to 5.0 V dec.–1, which means that controllability of the gate 
becomes weaker and the characteristics as a transistor are lost. Similar trends 

































Figure 4.3.1 Transfer curves of TFTs that experienced PDA at different 

























(cm2 V–1 s–1) 
SS 
(V dec.–1) 
150  N/A  N/A 5.0 
200 -3  16.7 1.6 
250 0.2  18.8 0.4 
300 0.2  22.0 0.3 




4.3.2 Effects of in-situ annealing in ZTO-TFTs 
In this experiment, channel layers were in-situ annealed during sputtering 
with different Ar:O2 flow rate at 150 °C (Fig.4.3.2) and 200 °C (Fig.4.3.3). 
The electrical parameters of the fabricated TFTs are summarized in Table 
4.3.2. Fig.4.3.2 (a) shows the transfer curves of the in-situ annealed TFTs at 
150 °C and Fig.4.3.2 (b) shows the transfer curves for the same TFTs with 
additional PDA at 150 °C. In both cases, conductive channel layers were 
formed for TFTs with Ar only and the gate was not able to control the channel. 
However, as more oxygen is injected during the sputtering process, the TFTs 
show more stable on/off characteristics. This result clearly indicates that in-
situ annealing strategy is advantageous for substrates with low thermal 
stability and that the flow rate is critical for obtaining suitable TFTs properties. 
The best transistor characteristics were obtained for the in-situ annealed TFT 
with Ar:O2 = 8:2 and additional PDA (Fig.4.3.2 (b)). The Ion/Ioff ratio, μsat, and 
S.S were 108, 10.1 cm2 V–1 s–1, and 0.18 V dec.–1, respectively. Additional 
PDA turned out to be favorable to decrease S.S, presumably by improving the 
interface quality between channel layers and gate dielectrics. Similar 
behaviors are also observed for the 200 °C case of Fig.4.3.3. Based on the in-
situ annealing process, we could obtain similar Ion/Ioff ratio with better gate 
controllability compared to existing high-temperature PDA reference TFTs. 
Although maximum μFE of 10.1 cm2 V–1 s–1 at 200 °C is about 100 times 
higher than that of the conventional silicon devices, it requires additional 
research to improve further through methods such as ultra-low pressure 
sputtering process.[63] 
 
Surface roughness of the deposited channel layers at 150 °C were 
investigated by AFM (Table 4.3.3). The root-mean-square roughness (Rq) of 
the standard 150 °C PDA channel layer was 1.81 nm, whereas smaller Rq of 
in-situ annealed channels was obtained irrespective of the Ar:O2 flow rate: 
0.434 and 0.349 nm for Ar:O2 = 10:0 and 8:2, respectively. Additional PDA at 
150 °C led to decreased Rq by ~10%. Surface roughness is one of the main 
reason for surface scattering and therefore affects carrier mobility.  
NBIS stability was investigated for 150 °C in-situ annealed TFTs with 
Ar:O2 =8:2. Owing to the NBIS analysis with 550 nm wavelength (Fig.4.3.4 
(a)), it was found that the in-situ annealed TFT shows Vth movement ( Vth) 
of -7.2 V. The TFT with additional PDA at the same temperature of 150 °C 
exhibits better movement of -4.2 V, which is improved by about 40% 
compared to the one without PDA. The standard TFTs (Ar only) with different 
PDA temperatures of 200, 250, and 300 °C show the Vth of -5.4 V, -3.8 V, 
and -2.4 V, respectively. In the case with 500 nm wavelength (Fig.4.3.4 (b)), 
similar trend is observed. The sample with 150 °C moved -12.8 V and -4.6 V 
with PDA. The PDA sample moved -6.8 V for 200 °C process, -5.6 V for 
250 °C process and -3.8 V for 300 °C process. Based on this observation, 
comparable NBIS stabilities were obtained for 150 °C in-situ annealed TFT 
with PDA and standard TFT with PDA at 250 °C.  
It is widely known that the reliability degeneration of the oxide 
semiconductors can be explained by three mechanisms: hole-trapping model, 
oxygen-vacancy model [43], and hydrogen bistability model [42]. In the hole 
 
trapping model, the trap site, which is generated by the broken bond between 
metal and oxygen, is the main cause of reliability degradation. In oxygen-
vacancy model, the instability is caused by insufficient oxygen, which is not 
compatible with stoichiometry. The hydrogen bistability model has correlation 
with empty space in the atomic structure of oxide, which is also related to 
oxygen vacancy and dangling bonds. All three mechanisms are closely related 
with dangling bonds between atoms. The reason for the improvement in NBIS 
reliability even when the temperature of the in-situ annealed process is lower 
than that of standard PDA is attributed to the energy that is applied during 
deposition, which is more effective to form inter-atomic bonds in the thin film 
than the energy applied at the end of all the deposition processes, as 
mentioned in the following XRR results. 
XRR analysis was conducted to measure the density of the thin film. 
Theoretical density of ZTO crystal is predicted to be 6.6 g cm–3. In the case of 
amorphous ZTO thin films, a density reduction of 3 ~ 5% compared to the 
crystal phase is expected from the simulation results with atomic arrangement 
without long range ordering [64]. However, this assumes perfect 
stoichiometry, and the presence of physical defects such as voids during 
sputtering and presence of chemical defects such as oxygen vacancies must be 
considered. Therefore, a density loss of 5% or more can be expected. In this 
study, the density remained similar from 5.5 g cm–3 in the as-deposited sample 
to 5.6 g cm–3 in the 200 °C PDA sample (Table 4.3.4). Nonetheless, at 300 and 
350 °C, the densities were 5.7 and 5.9 g cm–3 respectively, which are 
increased compared to former three values. This result corresponds with the 
 
aforementioned electrical characteristics results. There was no clear transfer 
curve up to 200 °C of PDA, and above 300 °C, an exact transfer curve appears. 
In in-situ annealed samples, all the samples had a density similar or higher 
than 5.7 g cm–3, which is measured for 300 °C PDA sample. The density 
increased about 2 ~ 6% as the oxygen flow rate increased during deposition. 
In PDA results, it is confirmed that the PDA at higher than 300 °C 
connects the broken interatomic bonds and cures the voids in the thin films. In 
in-situ results, it shows the curing effect occurs from 150 °C. The reason why 
in-situ annealed ZTO layers have robust structure can be seen from the XRR 
and TEM results. As the density of the thin film increases, the transistor 
characteristics are improved. The microstructures in Fig.4.3.5 and 4.3.6 show 
that in-situ annealing process make nano-ordering in the amorphous ZTO 
layers which improve the electrical properties by strengthening the 
interatomic bonds.  
Firstly, the effect of PDA after RT deposition shown in Fig.4.3.5 (a) and 
(b), void size was reduced and denser ZTO layer was formed. Fig.4.3.5 (a) 
and (c) show that the addition of the oxygen during deposition makes smaller 
clusters in the thin film and forms a void (white web-shaped area). This void 
makes an adverse effect on mobility by breaking the conduction path between 
the clusters. However heat of 150 °C on the substrates reduces the formation 
of voids induced by oxygen and forms larger ZTO clusters (Fig.4.3.5 (d)). 
And the amount of void reduced by the PDA at 150 °C after in-situ annealed 
deposition. (Fig.4.3.5 (e)). This change in microstructure positively affects the 
formation of denser conduction paths in the thin film. 
 
Fig.4.3.6 shows the microstructures of the clusters. No ordering was 
observed in (a) and (b) in the samples deposited in Ar-only atmosphere, 
whereas in (c), (d) which are in-situ annealed in 20% of oxygen atmosphere 
shows nano-ordering. And PDA makes more nano-ordering in ZTO clusters as 
shown in Fig.4.3.6 (e) 
In-situ annealing also has more positive effect on the film quality, which 
is shown in Fig.4.3.7. When TEM measurements are conducted, the thin film 
is damaged by the electron beam. Thus, carbons are deposited on the film 
making black circular dots. This marks easily occurs in the films with 
unstable and coarse quality. The ZTO thin films deposited at RT in Ar-only 
atmosphere with PDA at 300 °C were considerably damage by electron beam 
and have deposited carbon on its surface as shown in Fig.4.3.7 (a). On the 
other hand, in-situ annealed samples at 150 °C have only vague circular marks. 
In sum, in-situ annealing produces more robust film than one deposited in RT 
and post-annealed at relatively high temperatures, so makes good effects on 
gate controllability and photo-biased reliability by generating nano crystalline 
in ZTO clusters. However, mobility decreases as the void increases due to the 
effect of oxygen during deposition. However, oxygen is known to have a 
positive effect on reliability as well as on these negative effects 
aforementioned. The amount of trapped charge which deteriorates the gate 
controllability decreases as the curing of dangling bonds in the film occurs. 
However, when oxygen is introduced into the film, the carrier concentration 
decreases due to the decrease in the oxygen vacancy, such that the 
conductivity is also lowered. These curing and mobility reductions are in a 
 
trade-off relationship, but it may be improved through further studies to lower 
the process pressure. Huh et al. reported the advance in electrical and physical 
properties of oxide TFTs with extremely low process pressure. In that study, 
more dense film quality was obtained while less oxygen was introduced into 











Figure 4.3.2 Transfer curves of (a) 150 °C in-situ annealed ZTO-TFTs with 
various Ar:O2 ratio and (b) the same TFTs with additional PDA at 150 °C. 
Here, all PDA was performed at Ar:O2 = 8:2 condition.  
  








































Figure 4.3.3 Transfer curves of (a) 200 °C in-situ annealed ZTO-TFTs and (b) 
the same sample with additional PDA at 200 °C with Ar:O2 = 8:2. 
 
  





































Figure 4.3.4 NBIS results of in-situ annealed TFTs (Ar:O2 = 8:2) with/without 
PDA at 150 °C and standard TFTs (Ar:O2 = 10:0) post-annealed at 200, 250, 
and 300 °C. Illumination wavelength was (a) 550 nm and (b) 500 nm, 
respectively.  
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Figure 4.3.5 Microstructure viewed by TEM (magnification X150,000). 
Sample (a), (b) and (c) were deposited at RT with Ar only atmosphere ((a) and 
(b)) and Ar:O2=8:2 (c). PDA was conducted only for (b) at 300 °C for 2 hrs. 
Sample (d) and (e) were deposited at 150 °C with Ar:O2=8:2 atmosphere (a) 
without PDA and (b) with PDA at 150°C for 2hrs. 
  
(d) (e) 







     
 
     
 
Figure 4.3.6 Microstructure viewed by TEM (magnification X1,000,000). 
Sample (a), (b) and (c) were deposited at RT with Ar only atmosphere ((a) and 
(b)) and Ar:O2=8:2 (c). PDA was conducted only for (b) at 300 °C for 2 hrs. 
Sample (d) and (e) were deposited at 150 °C with Ar:O2=8:2 atmosphere (a) 
without PDA and (b) with PDA at 150°C for 2hrs. 
  









   
 
Figure 4.3.7 Marks of damage by the electron beam from TEM. (a) A sample 
deposited at RT with Ar only atmosphere and post-annealed at 300 °C for 2 












Table 4.3.2 Electrical parameters of TFTs made by in-situ annealing 
with/without PDA, and conventional PDA process. 
 
Temperature 










(reference) 10:0  N/A 5.0 
In-situ 10:0  27.1 N/A 8:2  9.6 0.3 
In-situ + PDA 10:0  
26.8 N/A 
8:2  9.1 0.18 
200 
PDA 
(reference) 10:0  16.7 1.7 
In-situ 10:0  
21.5 1.61 
8:2  12.2 0.5 
In-situ + PDA 10:0  
17.5 1.96 
8:2  10.1 0.15 











Table 4.3.3 Root mean square roughness values of post annealed, in-situ 
annealed, and PDA after in-situ annealing samples. 
 
150 °C process 
Condit
ion PDA 
in-situ annealed in-situ + PDA 















Table 4.3.4 Density of films of post annealed, in-situ annealed, and PDA after 
in-situ annealing samples 
 










150 °C 5.6 
200 °C 5.6 
350 °C 5.9 
in-situ 
annealed 150 °C 8:2 6.0 
in-situ + PDA 8:2 5.9 
in-situ 
annealed 200 °C 8:2 5.9 




4.3.3 Fabrication of transparent flexible TFTs on PEN 
substrates 
The viability of in-situ annealing process was finally demonstrated by 
fabricating flexible TFTs on PEN substrates using the 150 °C process. 
Fig.4.3.8 shows the transfer curve of the transparent flexible ZTO-TFTs 
fabricated on a PEN substrate. Because PEN have a hard coating on one side, 
the ZTO TFTs on hard coating is named as PEN w/ HC. Transfer curve of 
PEN w/o HC is the electrical properties of ZTO TFTs on PEN without hard 
coating 
The inset picture shows the actual fabricated device. The deposition 
temperature was set to 150 °C considering the thermal stability of PEN 
substrates, and PDA for 2 hrs at the same temperature was also conducted. 
Here, Ar:O2 flow rate was set to 8:2. It was confirmed that a TFT having a Vth 
of 0.6 V, an Ion/Ioff ratio of 108, μFE of 1.7 cm2 V–1 s–1, and S.S of 0.39 V dec.–1 
was fabricated. Compared to standard results based on Si substrates, μFE 
reduces from 9.1 to 1.7 cm2 V–1 s–1 and S.S also increases from 0.18 to 0.39 V 
dec.–1. The transmittance of the ZTO TFTs on PEN substrates is shown in the 
Fig.4.3.9. Although the overall performance of the fabricated TFT is 
somewhat deteriorated compared to that of the standard one on Si substrates, 
yet proper operation was achieved. One possible origin of the observed 
deterioration could be the roughness of the substrates. Surface roughness is a 
main factor in causing surface scattering and has a great influence on electron 
mobility. The roughness (Ra) of the PEN substrate is 5.0 nm, which is 
significantly higher than that of silicon below 1.0 nm. Thus, this surface 
 
roughness can also affect the roughness of the thin film being deposited on 
top. In addition, different mechanical properties of the substrates makes this 
roughness effect worse. Calculated compressive strain applied to oxide thin 
films due to the shrinkage of PEN substrates and mismatch of thermal 
expansion coefficients is roughly estimated to be ~0.3 %, while no or minimal 
strain (less than 0.01 %) is added in the case of Si substrates. Such 
compressive strain could induce surface roughening of the channel layer, 
which worsens the electron mobility.  
 Tripathy et al. [65] have fabricated IGZO (InGaZnO4) TFT devices with 
an Ion/Ioff ratio of 108, typical mobility of 11 cm2 V–1 s–1, and S.S of 0.33 V 
dec.–1 using IGZO channel layer and silicon nitride insulating film on a PEN 
substrate with 180 °C process. However, the channel layer was exposed to 
unwanted heat during fabrication of etch-stop layer and passivation layer. In 
addition, many other results published in the low-temperature process were 
obtained by exposure to higher temperatures than the deposition temperature 
in additional processes such as passivation etc., but in this experiment the 
mobility is lower than the aforementioned reference. Nevertheless, it is 
meaningful that the device is manufactured by strictly limiting the exposure of 
















Figure 4.3.8 Transfer curve of the in-situ annealed ZTO-TFTs fabricated on a 
PEN substrate at 150 °C. Inset picture shows the transparent and flexible ZTO 














Figure 4.3.9 Transmittance of the ZTO-TFT on a PEN substrates. This result 






In this study, the RF magnetron sputtering chamber was heated to 
fabricate ZTO-TFTs at low temperatures, which enabled the TFTs to be 
successfully activated even at the lowest 150 °C process, rather than the 
conventional 350 °C process. The heat applied in the other processes such as 
the fabrication of dielectric or passivation were strictly controlled to confirm 
the effect of the in-situ annealing on film quality. The main reason for the 
improvement of the film quality at relatively low temperature can be 
explained by the densification and ordering effects of thermal energy in the 
heated sputtering stage. Generally, it is obvious that as-deposited AOS 
channel needs oxygen curing to connect broken bonds between metal and 
oxygen atoms. While Ar/O2 plasma in sputter chamber interacts with 
relatively low thermal energy (200 °C), curing reaction immediately occurs on 
as-deposited ZTO clusters on the substrate. The electrical properties are 
improved by heating the stage which form nano-ordering in the clusters 
forming the membrane, but the mobility decreases due to the increase of the 
amount of the void by addition of oxygen during deposition. 
Consequently, we fabricated ZTO-TFTs at a temperature below 200 °C, 
rather than by post annealing over 350 °C. Although the performance should 
be improved to be applied in the industry, the possibility of building a flexible 




Chapter 5. Reliability analysis of Zinc-tin-oxide 
thin film transistor under mechanical stress and 
negative biased illuminated stress condition 
 
5.1 Introduction 
Recently, advanced performances of displays cannot appeal no more to 
customers because the technical level has reached that level where the general 
person cannot notice the difference between older and new ones. In this 
situation, many manufacturers are replacing their strategies of developing 
performances to novel user experiences such as flexibility, foldability and 
transparency. Many electronics makers are introducing new flexible and 
transparent products. In this situation, amorphous oxide semiconductors such 
as amorphous indium-gallium-zinc-oxide (a-IGZO) and zinc-tin-oxide (ZTO) 
are attracting attention based on their good electrical performances and easy 
fabrication. They have higher electron mobility (>10cm2 V-1s-1), lower process 
temperature (<350 °C) and more superior uniformity than conventional 
silicon-based devices. Especially, ZTO is attractive material because it does 
not contain expensive rare-earth elements such as indium or gallium, yet still 
has high mobility and productivity. Typical oxides are known to have the 
brittle properties, but they can be suitable for the flexible devices because it 
can be bent to the strain of several percent as a thin film. Therefore, the 
display industry has chosen it as the channel material for the TFTs in large-
sized and flexible display devices. 
Generally, when fabricating a flexible device, the structure is designed to 
 
locate the critical parts in the neutral plane using passivation layer and 
packaging materials, as shown in Fig.5.1.1. In this structure, the passivation 
layer blocks the external moisture and gases, and at the same time it 
translocates the neutral plane of the devices to the TFT layers, thereby 
reducing the influence of the stress applied to the TFTs. Although the effect of 
stress on the device is reduced with aforementioned methods, it is essential to 
study the phenomenon and the mechanisms which occur when the mechanical 
stress is applied to the devices, since the recent devices have multi-layer 
stacking structures. Up to now, many groups have reported the studies about 
oxide semiconductors on flexible substrates, but most of them have focused 
on the possibility of developing the real flexible devices containing oxide 
channel layers. Although Munzenrieder and Shin reported the effects of 
mechanical stress on the amorphous oxide, but there was no analysis on the 
effects of bending from the fundamental point of view. So this study presents 
a comprehensive result of the relation between mechanical stress and the 









Figure 5.1.1 Mechanical stress applied to the inside of the substrate and TFT 
while bent (up), and a stress state when passivation layer which put the TFTs 




5.2.1 Flexible ZTO TFTs 
The flexible TFTs on this study have staggered bottom gate structure on 
thinned p-Si wafer with thermally oxidized SiO2 layer as a gate dielectric. 15 
nm of ZTO channel layers are deposited on thermally dry oxidized p-Si wafer, 
and 70 nm of indium tin oxide (ITO) source/drain electrodes are formed on 
the channel. A RF magnetron sputtering system (SNTEK) was used to deposit 
15 nm of ZTO channel and 70nm of ITO source and drain electrode. Targets 
used for channel was ZTO (SnO2:ZnO=50:50 mol%, iTasco) and sputtered 
with 100 W of RF power source. Source and drain was sputtered using ITO 
(In2O3:SnO2=90:10 wt%, iTasco) with 55 W of DC power source. All patterns 
for channel, source and drain were defined by shadow masks. Channel has 
300 um of channel length and 1mm of width. After fabrication of TFTs, they 
were annealed at 350 °C for 2 hrs in air atmosphere. And wafer thinning 
process was conducted after that which provides sufficient flexibility to Si 
wafers with TFTs. Target thickness was 50 m and the finished wafer can be 
bent to a radius of 20 mm.  
 
5.2.2 Negative biased illumination stress (NBIS) conditions for 
reliability test of ZTO TFTs 
Reliability tests were conducted under NBIS (Negative Biased 
Illumination Stress) condition. NBIS condition is one of the most widely 
received test condition which simulate the environment of TFTs in display 
devices. Most of the TFTs used as switching devices in the display are under 
 
negative voltage and are exposed to illumination stress due to back light or 
emitting layer. So, NBIS simulate the environment that TFTs undergo when 
they are adopted in real display devices. The experimental conditions are as 
follows. First, tensile stress was applied parallel to the conduction path by 
fixing the specimen on a convex/concave jig with a radius of 20 mm as shown 
in Fig.5.2.1 to simulate bent devices which corresponds to 0.13 % of 
tensile/compressive strain, and as a control, the samples were placed on a flat 
surface not to be loaded any external stress. The optical stress conditions 
applied to the TFTs with three mechanical status are two, wavelengths of 500 
and 550 nm. And the intensity of the illumination light is all 0.1 mW m-2 
which covers entire channel layer. Then, Vth-20 V of gate voltage stress and 
+10 V of drain voltage stress were applied to the samples which is same as the 
operating environment of driving TFTs in a display devices. And the changes 
of transfer curves are measured by sweeping the gate voltage from -20 V to 20 
V at every 600 seconds for 3600 s. For the transfer curve measurement, 
4155A semiconductor analyzer (HP) and Model-8000 probestation (MSTECH) 














Figure 5.2.1 The jigs used to load mechanical stress to TFTs. (a) Tensile stress 







5.2.3 Analyzing the band structure of ZTO layer and the 
effects of the mechanical stress 
 In this experiment, thermal shrinkage of 125um-thick PEN (Teonex 
Q65A, DuPont Teijin) polymer substrate was used to apply different stress 
states to the thin film samples with same chemical compositions. Based on the 
fact that the maximum heat shrinkage is determined by the heat treatment 
temperature, Four 20 mm 20 mm square substrates were thermally shrunk at 
RT, 150 °C, 175 °C and 200 °C to have 0, 0.2%, 0.4% and 0.6% of shrinkage 
respectively before deposition of ZTO layer. The ZTO layer was fabricated on 
these PEN substrates by the process as shown in Fig5.2.2 and annealed after 
deposition at 200 °C to induce the total thermal shrinkage of 0.6%. Therefore, 
the ZTO layers on the PEN which have pre-shrunk at RT, 150 °C, 175 °C and 
200 °C are compressed equally in plane as 0.6%, 0.4%, 0.2% and 0% 
respectively . Then, UV-vis spectroscopy (V-770, JASCO) and ultra-violet 
photoelectron spectroscopy (AXIS-Nova, Kratos) analysis were applied to 
these samples to obtain bandgap, work function, valence band level and EF 






ethod of applying a uniform
 2-d biaxial strain to a thin film











5.3 Results & Discussion 
5.3.1 Effects of mechanical stress in electrical properties of 
ZTO-TFTs 
The transfer curve of the ZTO TFT was measured as above-mentioned 
experimental flow. Fig.5.3.1 shows the threshold voltage shift under NBIS 
condition of the samples on convexly and concavely bent states with a radius 
of curvature of 20 mm and flat state. As a result, when light of 450 nm 
wavelength was illuminated, -4.8 V moved in the flat state while -6.2 V 
moved in the tensile stressed state which made to deteriorate NBIS reliability, 
and no change was confirmed when irradiated with a 500 nm wavelength 
band. 
On the contrary, when compressive stress was applied to the sample, the 
threshold voltage shift of the flat sample was -5.4 V, and the bent sample was 
-4.0 V when light of 450 nm wavelength was irradiated, representing that the 
reliability can be enhanced by mechanical stress. The threshold voltage hardly 
changed with light of 500 nm wavelength too. But it also was found that the 
reliability was slightly enhanced by -0.68 V for the flat sample and -0.46 V for 









Figure 5.3.1 Threshold voltage shift of ZTO TFTs under tensile stress((a), (b)) 
and compressive stress((c), (d)) parallel to conduction path with illumination 
stress of (a), (c) 450 nm, (b), (d) 500 nm of wavelength 
  
















































5.3.2 Effects of mechanical stress on the ZTO layer 
In order to prove the correlation between the mechanical stress and the 
electrical characteristics of materials, it was necessary to investigate the effect 
of the stress on the band structure of the material. The relation between the 
characteristics of the thin film and the stress has been widely reported in the 
literature. However in these experiments, the method of application of 
mechanical stress in the thin film was mainly performed by doping an element 
having a different atomic radius or changing the process condition such as 
deposition rate, atmosphere and working pressure. However, through this 
design, the chemical compositions of the thin film are inevitably changed, and 
it is difficult to accurately analyze the relationship between the mechanical 
stress and the band structure due to the difference in chemical compositions. 
The optical bandgap was extracted by extrapolating the linear region near the 
conduction band using UV-vis spectroscopy. As a result, an optical bandgap of 
3.18 eV was measured in the flat state, and the value increases from 3.18 to 
3.27 eV with increasing compressive strain from 0 % to 0.6%. This is because 
the band splits occur differently while the distance between the 4s and 5s 
orbital of the metal forming the conduction band and the 2p orbital of oxygen 
forming the valence band are changed. Tauc plots and values are shown in the 
Fig.5.3.2. And UPS analysis in Fig.5.3.3 show the changes of work function 
and the energy difference between valence band maximum (VBM) and EF. 
Work function of the sample with 0% compression was 3.69 eV and it 
gradually decreases to 3.42 eV with 0.6% compression. And
move from 1.88 eV to 1.57 eV when compression increases from 0 % to 
 
0.6 %. The band structure of the ZTO thin film changed according to the 
stress state was obtained by combining these results. The results are 
summarized in Fig.5.3.4 and Table 5.3.1. These changes are thought to be 
caused by an increase in the split of the energy levels of each atoms due to the 
increase in orbital overlap by compressive stress. In the previous experimental 
results, photo-reliability of the ZTO TFT is improved when compression is 
applied. This phenomenon is related to the oxygen vacancy model and the 
hole trapping model of the reliability degradation mechanism of the oxide 
semiconductors in Fig.5.3.5. In this figure, the schematic diagram of the 
relation between bandgap and mechanical stress is shown. Under compression, 
as the bandgap increases, gap between the oxygen vacancy at the deep level 
near the valence band and the conduction band also increases. So, to excite 
the electrons out of the oxygen vacancies, photons of higher energy are 
needed. Then, relatively less charged oxygen vacancies ( ) are 
generated within the forbidden band, resulting in less charge trapping. In 
recent years, there has been a report that interstitial hydrogen atoms exist at 
deep level of the forbidden band and causes charge trapping by reacting with 
the photon from outside, so it can be explained by the same mechanism. And 
explanation based on the hole trapping model can be suggested since the 
VBM level moves. As shown in Fig.5.3.6, The ZTO with compression has a 
higher VBM level. Therefore, the barrier height when the hole moves to the 
insulator through the gate insulator interface becomes higher. Hole injection 
from ZTO to the insulator is suppressed by the compression, and the amount 










Figure 5.3.2 Optical bandgap measurement by UV-vis spectroscopy. (a) Tauc 
plot and (b) extracted optical bandgap. 
 
  































Figure 5.3.3 UPS data of valence band of ZTO film with different 
compressive states. The values at x-intercept mean VBM energy and cutoff 
energy which is confirmed by vacuum level. 
  

















 Ref. (on Si)
21.22 - 17.797 = 3.42 eV 
21.22 - 17.683 = 3.54 eV
21.22 - 17.675 = 3.55 eV
21.22 - 17.527 = 3.69 eV
21.22 - 17.319 = 3.9 eV



























































Figure 5.3.6 Schematic diagram of the comparison of hole trapping barrier 
















Table 5.3.1 Energy values related to the band structure 
 
Compression Bandgap Work 
function 
VBM 
0.6 % 3.27 3.42 1.57 
0.4 % 3.25 3.54 1.78 
0.2 % 3.22 3.55 1.95 
0 % 3.18 3.69 1.88 







ZTO flexible TFT devices were fabricated by grinding the backside of 
silicon substrates, and the change in photo-reliability by NBIS condition and 
bending state was confirmed. The photo-reliability of ZTO TFTs tends to 
deteriorate under the tension, and enhanced under the compression parallel to 
conduction path. To analyze the correlation between band structure and 
mechanical strain, a method to differentiate mechanical stress independently 
without changing the chemical composition of the thin film or deposition 
condition was suggested. While the mechanical compressions are applied to 
the ZTO layer from 0 to 0.6%, bandgap,  and  tend to 
move from 3.18 eV to 3.27 eV, from 3.69 eV to 3.42 eV and from 1.88 eV to 
1.57 eV, respectively. This trends lead to the enhancement of photo-reliability 
by suppressing the excitation of electrons from the oxygen vacancies in deep 
level and inducing elevation of barrier height that the holes in the ZTO 
encounter when they jump to the valence band of the insulator. In this study, it 
is confirmed how uniform stress affect to the band structure of ZTO thin film 
layer, and further suggests a method to design the experiment by isolating 
only mechanical stress not accompanied by change in chemical composition 
as conducted in conventional works. 
  
 
Chapter 6. Conclusions 
 
Two experiments have been carried out for the application of oxide 
semiconductors as devices for next-generation flexible displays. The first 
subject was an attempt to lower the process temperature while using the 
conventional sputtering process, and the second was an experiment about the 
relation between photo-induced instability and mechanical stress on the ZTO 
channel layer. 
In chapter 4, it was possible to fabricate a ZTO TFT device that performs 
electrical characteristics with electron mobilities of 9.1 cm2 V–1 s–1, Ion/Ioff of 
108, and subthreshold swing of 0.15 V dec-1, under the process temperature of 
150 °C by heating up the substrates during deposition of ZTO layer. And 
using this method, it was possible to fabricate the ZTO devices on the PEN 
substrate which can be processed up to 180 . The electrical properties of 
ZTO TFTs on PEN substrates were electron mobilities of 9.7 cm2 V–1 s–1, 
Ion/Ioff of 108, and subthreshold swing of 0.28 V dec-1. Therefore, the 
possibility of fabricating ZTO TFTs on flexible polymer substrates using the 
existing sputtering system is proposed without additional equipment. 
In chapter 5, the mechanisms of degradation and enhancement of the 
photo-induced reliability of ZTO TFTs were analyzed by correlating the 
mechanical stress state and band structure of ZTO layer. It is confirmed that 
tensile stress tended to deteriorate the reliability of the ZTO TFT devices. On 
the contrary, when the compressive stress was applied to the devices, the 
threshold voltage shift was suppressed in the NBIS condition. There are two 
 
methods to apply a stress state to a thin film, doping of elements having 
different atomic radius and adopting different process conditions. But these 
cannot accurately analyzed due to the change in the chemical composition. 
And then, in this dissertation, it is suggested a method that differentiate the 
mechanical stress states on the equally deposited ZTO layers using thermal 
shrinkage of PEN polymer substrates. As a result, when the compressive 
stress was applied up to 0.6 %, the bandgap increased from 3.18eV to 3.27eV 
by 0.09 eV and the VBM level increased from 4.24 eV to 4.81 eV based on 
the VBM of SiO2 gate oxide layer. It is found that the energy differences 
between conduction band minimum and EF decrease with more compression. 
This phenomenon is associated with the oxygen vacancy model and the hole 
trapping model, which are the mechanism of photo instability in oxide 
semiconductors. An increase in the bandgap induce the reduction of formation 
of charged oxygen vacancies ( ) when the electrons from the oxygen 
vacancy excite to the conduction band due to the increased band gap. And the 
increased VBM level makes the higher energy barrier to jump when the holes 
in the ZTO jump to the insulator interface, therefore this causes the photo-
reliability enhancement. 
From these results, it is proposed the possibility of fabricating a 
transparent flexible substrate by applying a polymer substrate while using the 
conventional sputtering process. And the effect of mechanical stress on the 
instability of oxide was confirmed, and a reliability enhancement mechanism 
using stress was proposed. And it is suggested that this phenomenon may be 
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